OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 82

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8108d 08h /ethmac/trunk/rtl/verilog/eth_wishbone.v
80 Small fixes for external/internal DMA missmatches. mohor 8112d 10h /ethmac/trunk/rtl/verilog/eth_wishbone.v
77 Interrupts changed mohor 8112d 11h /ethmac/trunk/rtl/verilog/eth_wishbone.v
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 8123d 10h /ethmac/trunk/rtl/verilog/eth_wishbone.v
61 RxStartFrm cleared when abort or retry comes. mohor 8123d 15h /ethmac/trunk/rtl/verilog/eth_wishbone.v
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8123d 15h /ethmac/trunk/rtl/verilog/eth_wishbone.v
54 Addition of new module eth_addrcheck.v billditt 8124d 06h /ethmac/trunk/rtl/verilog/eth_wishbone.v
48 RxOverRun added to statuses. mohor 8126d 10h /ethmac/trunk/rtl/verilog/eth_wishbone.v
43 Tx status is written back to the BD. mohor 8127d 18h /ethmac/trunk/rtl/verilog/eth_wishbone.v
42 Rx status is written back to the BD. mohor 8130d 11h /ethmac/trunk/rtl/verilog/eth_wishbone.v
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8132d 13h /ethmac/trunk/rtl/verilog/eth_wishbone.v
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8133d 10h /ethmac/trunk/rtl/verilog/eth_wishbone.v
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8137d 14h /ethmac/trunk/rtl/verilog/eth_wishbone.v
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8146d 16h /ethmac/trunk/rtl/verilog/eth_wishbone.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.