OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [ethmac.v] - Rev 250

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7850d 02h /ethmac/trunk/rtl/verilog/ethmac.v
248 wb_rst_i is used for MIIM reset. mohor 7851d 02h /ethmac/trunk/rtl/verilog/ethmac.v
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7855d 01h /ethmac/trunk/rtl/verilog/ethmac.v
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7855d 22h /ethmac/trunk/rtl/verilog/ethmac.v
227 Changed BIST scan signals. tadejm 7882d 03h /ethmac/trunk/rtl/verilog/ethmac.v
218 Typo error fixed. (When using Bist) mohor 7889d 06h /ethmac/trunk/rtl/verilog/ethmac.v
214 Signals for WISHBONE B3 compliant interface added. mohor 7890d 03h /ethmac/trunk/rtl/verilog/ethmac.v
210 BIST added. mohor 7890d 03h /ethmac/trunk/rtl/verilog/ethmac.v
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.		 mohor 7910d 03h /ethmac/trunk/rtl/verilog/ethmac.v
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7918d 05h /ethmac/trunk/rtl/verilog/ethmac.v
164 Ethernet debug registers removed. mohor 7920d 09h /ethmac/trunk/rtl/verilog/ethmac.v
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.		 mohor 7921d 07h /ethmac/trunk/rtl/verilog/ethmac.v
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
connected.		 mohor 7926d 01h /ethmac/trunk/rtl/verilog/ethmac.v
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.		 mohor 7967d 02h /ethmac/trunk/rtl/verilog/ethmac.v
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7975d 01h /ethmac/trunk/rtl/verilog/ethmac.v
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8050d 10h /ethmac/trunk/rtl/verilog/ethmac.v
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v		 mohor 8061d 06h /ethmac/trunk/rtl/verilog/ethmac.v
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8089d 06h /ethmac/trunk/rtl/verilog/ethmac.v
80 Small fixes for external/internal DMA missmatches. mohor 8116d 03h /ethmac/trunk/rtl/verilog/ethmac.v
76 Interrupts changed in the top file mohor 8116d 04h /ethmac/trunk/rtl/verilog/ethmac.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.