OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [ethmac.v] - Rev 368

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 4528d 20h /ethmac/trunk/rtl/verilog/ethmac.v
365 Whitespace cleanup olof 4653d 23h /ethmac/trunk/rtl/verilog/ethmac.v
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 4654d 21h /ethmac/trunk/rtl/verilog/ethmac.v
360 Added partial implementation of the debug register from ORPSoC olof 4656d 04h /ethmac/trunk/rtl/verilog/eth_top.v
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4659d 23h /ethmac/trunk/rtl/verilog/eth_top.v
352 Removed delayed assignments from rtl code olof 4666d 07h /ethmac/trunk/rtl/verilog/eth_top.v
349 Make all parameters configurable from top level olof 4675d 22h /ethmac/trunk/rtl/verilog/eth_top.v
346 Updated project location olof 4677d 00h /ethmac/trunk/rtl/verilog/eth_top.v
338 root 5481d 02h /ethmac/trunk/rtl/verilog/eth_top.v
335 New directory structure. root 5538d 07h /ethmac/trunk/rtl/verilog/eth_top.v
333 Some small fixes + some troubles fixed. igorm 6986d 21h /ethmac/trunk/rtl/verilog/eth_top.v
327 Defer indication fixed. igorm 7015d 06h /ethmac/trunk/rtl/verilog/eth_top.v
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7316d 02h /ethmac/trunk/rtl/verilog/eth_top.v
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7481d 23h /ethmac/trunk/rtl/verilog/eth_top.v
302 mbist signals updated according to newest convention markom 7508d 10h /ethmac/trunk/rtl/verilog/eth_top.v
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7519d 02h /ethmac/trunk/rtl/verilog/eth_top.v
276 Defer indication changed. tadejm 7768d 04h /ethmac/trunk/rtl/verilog/eth_top.v
272 When control packets were received, they were ignored in some cases. tadejm 7776d 04h /ethmac/trunk/rtl/verilog/eth_top.v
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.		 mohor 7777d 05h /ethmac/trunk/rtl/verilog/eth_top.v
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.		 mohor 7837d 16h /ethmac/trunk/rtl/verilog/eth_top.v
255 TPauseRq synchronized to tx_clk. mohor 7838d 17h /ethmac/trunk/rtl/verilog/eth_top.v
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7839d 23h /ethmac/trunk/rtl/verilog/eth_top.v
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7840d 00h /ethmac/trunk/rtl/verilog/eth_top.v
248 wb_rst_i is used for MIIM reset. mohor 7841d 00h /ethmac/trunk/rtl/verilog/eth_top.v
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7844d 23h /ethmac/trunk/rtl/verilog/eth_top.v
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7845d 19h /ethmac/trunk/rtl/verilog/eth_top.v
227 Changed BIST scan signals. tadejm 7872d 00h /ethmac/trunk/rtl/verilog/eth_top.v
218 Typo error fixed. (When using Bist) mohor 7879d 04h /ethmac/trunk/rtl/verilog/eth_top.v
214 Signals for WISHBONE B3 compliant interface added. mohor 7880d 01h /ethmac/trunk/rtl/verilog/eth_top.v
210 BIST added. mohor 7880d 01h /ethmac/trunk/rtl/verilog/eth_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.