OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [ethmac_defines.v] - Rev 360

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
360 Added partial implementation of the debug register from ORPSoC olof 4653d 11h /ethmac/trunk/rtl/verilog/ethmac_defines.v
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4657d 05h /ethmac/trunk/rtl/verilog/ethmac_defines.v
351 Turn defines into parameters in eth_cop olof 4672d 04h /ethmac/trunk/rtl/verilog/eth_defines.v
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4672d 04h /ethmac/trunk/rtl/verilog/eth_defines.v
346 Updated project location olof 4674d 07h /ethmac/trunk/rtl/verilog/eth_defines.v
338 root 5478d 09h /ethmac/trunk/rtl/verilog/eth_defines.v
335 New directory structure. root 5535d 14h /ethmac/trunk/rtl/verilog/eth_defines.v
330 Warning fixes. igorm 7012d 11h /ethmac/trunk/rtl/verilog/eth_defines.v
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7479d 06h /ethmac/trunk/rtl/verilog/eth_defines.v
302 mbist signals updated according to newest convention markom 7505d 16h /ethmac/trunk/rtl/verilog/eth_defines.v
297 Artisan ram instance added. simons 7569d 07h /ethmac/trunk/rtl/verilog/eth_defines.v
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7631d 12h /ethmac/trunk/rtl/verilog/eth_defines.v
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7837d 06h /ethmac/trunk/rtl/verilog/eth_defines.v
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7841d 10h /ethmac/trunk/rtl/verilog/eth_defines.v
238 Defines fixed to use generic RAM by default. mohor 7855d 06h /ethmac/trunk/rtl/verilog/eth_defines.v
232 fpga define added. mohor 7863d 05h /ethmac/trunk/rtl/verilog/eth_defines.v
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7877d 07h /ethmac/trunk/rtl/verilog/eth_defines.v
211 Bist added. mohor 7877d 08h /ethmac/trunk/rtl/verilog/eth_defines.v
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.		 mohor 7894d 06h /ethmac/trunk/rtl/verilog/eth_defines.v
145 Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL). mohor 7913d 06h /ethmac/trunk/rtl/verilog/eth_defines.v
137 Defines for register width added. mii_rst signal in MIIMODER register
changed.		 mohor 7932d 02h /ethmac/trunk/rtl/verilog/eth_defines.v
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.		 mohor 7934d 05h /ethmac/trunk/rtl/verilog/eth_defines.v
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7956d 09h /ethmac/trunk/rtl/verilog/eth_defines.v
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8037d 14h /ethmac/trunk/rtl/verilog/eth_defines.v
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.		 mohor 8046d 15h /ethmac/trunk/rtl/verilog/eth_defines.v
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8082d 11h /ethmac/trunk/rtl/verilog/eth_defines.v
73 Number of interrupts changed mohor 8103d 08h /ethmac/trunk/rtl/verilog/eth_defines.v
68 Registered trimmed. Unused registers removed. mohor 8113d 10h /ethmac/trunk/rtl/verilog/eth_defines.v
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8113d 11h /ethmac/trunk/rtl/verilog/eth_defines.v
55 Changed that were lost with last update put back to the file. mohor 8114d 13h /ethmac/trunk/rtl/verilog/eth_defines.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.