OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl] - Rev 328

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
328 Delayed CRC fixed. igorm 7005d 17h /ethmac/trunk/rtl
327 Defer indication fixed. igorm 7005d 18h /ethmac/trunk/rtl
326 Delayed CRC fixed. igorm 7005d 18h /ethmac/trunk/rtl
325 Defer indication fixed. igorm 7005d 18h /ethmac/trunk/rtl
323 Accidently deleted line put back. igorm 7302d 18h /ethmac/trunk/rtl
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7306d 13h /ethmac/trunk/rtl
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7306d 17h /ethmac/trunk/rtl
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7346d 19h /ethmac/trunk/rtl
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7449d 16h /ethmac/trunk/rtl
306 Lapsus fixed (!we -> ~we). simons 7450d 14h /ethmac/trunk/rtl
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7472d 10h /ethmac/trunk/rtl
302 mbist signals updated according to newest convention markom 7498d 21h /ethmac/trunk/rtl
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7509d 13h /ethmac/trunk/rtl
297 Artisan ram instance added. simons 7562d 12h /ethmac/trunk/rtl
288 This file was not part of the RTL before, but it should be here. simons 7598d 14h /ethmac/trunk/rtl
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7624d 17h /ethmac/trunk/rtl
285 Binary operator used instead of unary (xnor). mohor 7624d 17h /ethmac/trunk/rtl
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 7652d 19h /ethmac/trunk/rtl
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.		 mohor 7680d 12h /ethmac/trunk/rtl
280 Reset has priority in some flipflops. mohor 7758d 14h /ethmac/trunk/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.