OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl] - Rev 47

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8130d 04h /ethmac/trunk/rtl
46 HASH0 and HASH1 registers added. mohor 8130d 04h /ethmac/trunk/rtl
43 Tx status is written back to the BD. mohor 8131d 11h /ethmac/trunk/rtl
42 Rx status is written back to the BD. mohor 8134d 04h /ethmac/trunk/rtl
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8136d 07h /ethmac/trunk/rtl
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8137d 04h /ethmac/trunk/rtl
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8141d 08h /ethmac/trunk/rtl
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8150d 10h /ethmac/trunk/rtl
37 Link in the header changed. mohor 8150d 10h /ethmac/trunk/rtl
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8199d 06h /ethmac/trunk/rtl
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8199d 10h /ethmac/trunk/rtl
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8199d 10h /ethmac/trunk/rtl
29 Generic memory model is used. Defines are changed for the same reason. mohor 8221d 06h /ethmac/trunk/rtl
24 Log file added. mohor 8246d 09h /ethmac/trunk/rtl
23 Number of addresses (wb_adr_i) minimized. mohor 8246d 09h /ethmac/trunk/rtl
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8246d 12h /ethmac/trunk/rtl
21 Status signals changed, Adress decoding changed, interrupt controller
added.		 mohor 8247d 09h /ethmac/trunk/rtl
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8271d 06h /ethmac/trunk/rtl
18 Few little NCSIM warnings fixed. mohor 8284d 06h /ethmac/trunk/rtl
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8311d 07h /ethmac/trunk/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.