OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk] - Rev 238

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
238 Defines fixed to use generic RAM by default. mohor 7869d 22h /ethmac/trunk
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7872d 04h /ethmac/trunk
235 rev 4. mohor 7872d 18h /ethmac/trunk
234 Figure list assed to the revision 3. mohor 7873d 02h /ethmac/trunk
233 Revision 0.3 released. Some figures added. mohor 7873d 03h /ethmac/trunk
232 fpga define added. mohor 7877d 22h /ethmac/trunk
231 Description of Core Modules added (figure). mohor 7879d 23h /ethmac/trunk
229 case changed to casex. mohor 7883d 20h /ethmac/trunk
227 Changed BIST scan signals. tadejm 7883d 23h /ethmac/trunk
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7884d 01h /ethmac/trunk
225 Some minor changes. tadejm 7884d 01h /ethmac/trunk
224 Signals for a wave window in Modelsim. tadejm 7884d 02h /ethmac/trunk
223 Some code changed due to bug fixes. tadejm 7884d 03h /ethmac/trunk
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7888d 00h /ethmac/trunk
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7891d 01h /ethmac/trunk
218 Typo error fixed. (When using Bist) mohor 7891d 03h /ethmac/trunk
217 Bist supported. mohor 7891d 03h /ethmac/trunk
216 Bist signals added. mohor 7891d 03h /ethmac/trunk
215 Bist supported. mohor 7891d 04h /ethmac/trunk
214 Signals for WISHBONE B3 compliant interface added. mohor 7892d 00h /ethmac/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.