OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk] - Rev 84

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 LinkFail signal was not latching appropriate bit. mohor 8113d 10h /ethmac/trunk
83 MAC address recognition was not correct (bytes swaped). mohor 8113d 10h /ethmac/trunk
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8113d 11h /ethmac/trunk
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8113d 12h /ethmac/trunk
80 Small fixes for external/internal DMA missmatches. mohor 8117d 14h /ethmac/trunk
79 RetryCntLatched was unused and removed from design mohor 8117d 14h /ethmac/trunk
78 WB_SEL_I was unused and removed from design mohor 8117d 14h /ethmac/trunk
77 Interrupts changed mohor 8117d 14h /ethmac/trunk
76 Interrupts changed in the top file mohor 8117d 14h /ethmac/trunk
75 r_Bro is used for accepting/denying frames mohor 8117d 14h /ethmac/trunk
74 Reset values are passed to registers through parameters mohor 8117d 14h /ethmac/trunk
73 Number of interrupts changed mohor 8117d 15h /ethmac/trunk
72 Retry is not activated when a Tx Underrun occured mohor 8121d 18h /ethmac/trunk
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 8125d 19h /ethmac/trunk
70 Small fixes. mohor 8125d 20h /ethmac/trunk
69 Define missmatch fixed. mohor 8126d 17h /ethmac/trunk
68 Registered trimmed. Unused registers removed. mohor 8127d 17h /ethmac/trunk
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8127d 18h /ethmac/trunk
66 Testbench fixed, code simplified, unused signals removed. mohor 8127d 23h /ethmac/trunk
65 Testbench fixed, code simplified, unused signals removed. mohor 8127d 23h /ethmac/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.