OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac] - Rev 368

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
368 dbg_dat0 only exist when `DEBUG_WISHBONE is set olof 3067d 08h /ethmac
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 3130d 05h /ethmac
366 Readded eth_top.v with a deprecation warning olof 3254d 09h /ethmac
365 Whitespace cleanup olof 3255d 08h /ethmac
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 3256d 05h /ethmac
363 quartus project files unneback 3256d 14h /ethmac
362 added Makefiles to build project unneback 3256d 14h /ethmac
361 created branch unneback unneback 3256d 14h /ethmac
360 Added partial implementation of the debug register from ORPSoC olof 3257d 13h /ethmac
359 Verilator linting fixes olof 3259d 15h /ethmac
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 3261d 05h /ethmac
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3261d 05h /ethmac
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3261d 07h /ethmac
355 Import Julius Baxter's verilator hints from ORPSoC olof 3261d 08h /ethmac
354 Whitespace cleanup olof 3261d 08h /ethmac
353 Inherit fixes for bit width of constants from ORPSoC olof 3263d 10h /ethmac
352 Removed delayed assignments from rtl code olof 3267d 16h /ethmac
351 Turn defines into parameters in eth_cop olof 3276d 06h /ethmac
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3276d 06h /ethmac
349 Make all parameters configurable from top level olof 3277d 07h /ethmac

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.