OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 112

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7083d 05h /
111 Master state machine had a bug when switching from master write to
master read.
mohor 7083d 18h /
110 m_wb_cyc_o signal released after every single transfer. mohor 7083d 22h /
109 Comment removed. mohor 7083d 22h /
108 Testbench supports unaligned accesses. mohor 7151d 08h /
107 TX_BUF_BASE changed. mohor 7151d 08h /
106 Outputs registered. Reset changed for eth_wishbone module. mohor 7151d 08h /
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 7160d 09h /
104 FCS should not be included in NibbleMinFl. mohor 7162d 03h /
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 7162d 04h /
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 7162d 04h /
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 7162d 04h /
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 7162d 05h /
99 Document revised. mohor 7169d 03h /
98 Document revised. mohor 7169d 04h /
97 Small typo fixed. lampret 7186d 02h /
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 7190d 02h /
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 7190d 05h /
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 7190d 05h /
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 7195d 03h /
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 7196d 05h /
91 Comments in Slovene language removed. mohor 7196d 05h /
90 casex changed with case, fifo reset changed. mohor 7196d 06h /
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.
mohor 7200d 03h /
88 rx_fifo was not always cleared ok. Fixed. mohor 7206d 02h /
87 Status was not latched correctly sometimes. Fixed. mohor 7206d 04h /
86 Big Endian problem when sending frames fixed. mohor 7207d 11h /
85 Log info was missing. mohor 7212d 21h /
84 LinkFail signal was not latching appropriate bit. mohor 7212d 21h /
83 MAC address recognition was not correct (bytes swaped). mohor 7212d 21h /

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.