Subversion Repositories ethmac

[/] - Rev 118


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
118 ShiftEnded synchronization changed. mohor 7999d 06h /
117 Clock mrx_clk set to 2.5 MHz. mohor 7999d 17h /
116 Testing environment also includes traffic cop, memory interface and host
mohor 7999d 17h /
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 8000d 15h /
114 EXTERNAL_DMA removed. External DMA not supported. mohor 8001d 12h /
113 RxPointer bug fixed. mohor 8008d 04h /
112 Previous bug wasn't succesfully removed. Now fixed. mohor 8008d 18h /
111 Master state machine had a bug when switching from master write to
master read.
mohor 8009d 07h /
110 m_wb_cyc_o signal released after every single transfer. mohor 8009d 10h /
109 Comment removed. mohor 8009d 11h /
108 Testbench supports unaligned accesses. mohor 8076d 20h /
107 TX_BUF_BASE changed. mohor 8076d 20h /
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8076d 21h /
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 8085d 22h /
104 FCS should not be included in NibbleMinFl. mohor 8087d 16h /
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 8087d 17h /
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 8087d 17h /
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8087d 17h /
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 8087d 17h /
99 Document revised. mohor 8094d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.