OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 122

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 8003d 11h /
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 8003d 11h /
120 Unused files removed. mohor 8003d 12h /
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 8003d 12h /
118 ShiftEnded synchronization changed. mohor 8007d 03h /
117 Clock mrx_clk set to 2.5 MHz. mohor 8007d 13h /
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 8007d 13h /
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 8008d 11h /
114 EXTERNAL_DMA removed. External DMA not supported. mohor 8009d 09h /
113 RxPointer bug fixed. mohor 8016d 01h /
112 Previous bug wasn't succesfully removed. Now fixed. mohor 8016d 14h /
111 Master state machine had a bug when switching from master write to
master read.
mohor 8017d 04h /
110 m_wb_cyc_o signal released after every single transfer. mohor 8017d 07h /
109 Comment removed. mohor 8017d 07h /
108 Testbench supports unaligned accesses. mohor 8084d 17h /
107 TX_BUF_BASE changed. mohor 8084d 17h /
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8084d 17h /
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 8093d 19h /
104 FCS should not be included in NibbleMinFl. mohor 8095d 13h /
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 8095d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.