Subversion Repositories ethmac

[/] - Rev 126


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
126 InvalidSymbol generation changed. mohor 8003d 08h /
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
mohor 8003d 08h /
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 8003d 09h /
123 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8005d 10h /
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 8005d 10h /
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 8005d 10h /
120 Unused files removed. mohor 8005d 11h /
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 8005d 11h /
118 ShiftEnded synchronization changed. mohor 8009d 02h /
117 Clock mrx_clk set to 2.5 MHz. mohor 8009d 12h /
116 Testing environment also includes traffic cop, memory interface and host
mohor 8009d 12h /
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 8010d 10h /
114 EXTERNAL_DMA removed. External DMA not supported. mohor 8011d 07h /
113 RxPointer bug fixed. mohor 8017d 23h /
112 Previous bug wasn't succesfully removed. Now fixed. mohor 8018d 13h /
111 Master state machine had a bug when switching from master write to
master read.
mohor 8019d 02h /
110 m_wb_cyc_o signal released after every single transfer. mohor 8019d 06h /
109 Comment removed. mohor 8019d 06h /
108 Testbench supports unaligned accesses. mohor 8086d 16h /
107 TX_BUF_BASE changed. mohor 8086d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.