OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 179

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
179 Beautiful tests merget together mohor 7917d 06h /
178 Rearanged testcases mohor 7917d 06h /
177 Bug in MIIM fixed. mohor 7917d 10h /
176 lists changed to new directory structure mohor 7917d 12h /
175 Script fixed to new dir structure mohor 7917d 12h /
174 Directory keeper mohor 7917d 12h /
173 Keeps the directory mohor 7917d 12h /
172 NCSIM simulation environment added to cvs mohor 7917d 12h /
171 NCSIM simulation environment added. mohor 7917d 12h /
170 Headers changed. mohor 7917d 13h /
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7917d 13h /
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7918d 10h /
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7919d 11h /
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.		 mohor 7920d 11h /
165 HASH improvement needed. mohor 7920d 14h /
164 Ethernet debug registers removed. mohor 7920d 15h /
163 Another temporary version. Core is almost finished. Testbench not included,
yet"		 mohor 7921d 06h /
162 Another temporary version. Core is almost finished. Testbench not included,
yet.		 mohor 7921d 06h /
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.		 mohor 7921d 12h /
160 error acknowledge cycle termination added to display. mohor 7921d 12h /
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.		 mohor 7922d 09h /
158 Typo fixed. mohor 7922d 09h /
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7924d 14h /
156 Valid testbench. mohor 7924d 14h /
155 Minor changes. mohor 7924d 14h /
154 Design document is still under construction. mohor 7925d 13h /
153 Temp version (backup). mohor 7926d 05h /
152 Version 1.16 created. See revision history in the document for details. mohor 7926d 05h /
151 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7926d 06h /
150 Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
was not used OK.		 mohor 7926d 06h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.