OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 214

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
214 Signals for WISHBONE B3 compliant interface added. mohor 6864d 00h /
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 6864d 00h /
212 Minor $display change. mohor 6864d 00h /
211 Bist added. mohor 6864d 00h /
210 BIST added. mohor 6864d 00h /
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 6865d 03h /
208 Virtual Silicon RAMs moved to lib directory tadej 6880d 21h /
207 Virtual Silicon RAM support fixed tadej 6880d 21h /
206 Virtual Silicon RAM added to the simulation. mohor 6880d 21h /
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 6880d 22h /
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 6880d 22h /
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 6880d 22h /
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 6883d 23h /
201 Core size added to the document. mohor 6884d 00h /
200 File with lower case checked in instead. mohor 6884d 00h /
199 Datasheet name changed to lower case name. mohor 6884d 00h /
198 Removed file. File with name in lower case will be added instead. mohor 6884d 00h /
197 Ethernet Data Sheet. mohor 6884d 00h /
196 Ethernet product brief. mohor 6884d 01h /
195 Product brief removed because it is the same as Datasheet. mohor 6884d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.