OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 222

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 6243d 08h /
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 6243d 08h /
220 This commit was manufactured by cvs2svn to create tag 'rel_5'. 6246d 08h /
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 6246d 08h /
218 Typo error fixed. (When using Bist) mohor 6246d 10h /
217 Bist supported. mohor 6246d 11h /
216 Bist signals added. mohor 6246d 11h /
215 Bist supported. mohor 6246d 11h /
214 Signals for WISHBONE B3 compliant interface added. mohor 6247d 07h /
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 6247d 07h /
212 Minor $display change. mohor 6247d 07h /
211 Bist added. mohor 6247d 08h /
210 BIST added. mohor 6247d 08h /
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 6248d 11h /
208 Virtual Silicon RAMs moved to lib directory tadej 6264d 05h /
207 Virtual Silicon RAM support fixed tadej 6264d 05h /
206 Virtual Silicon RAM added to the simulation. mohor 6264d 05h /
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 6264d 06h /
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 6264d 06h /
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 6264d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.