OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 226

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 6989d 04h /
225 Some minor changes. tadejm 6989d 04h /
224 Signals for a wave window in Modelsim. tadejm 6989d 05h /
223 Some code changed due to bug fixes. tadejm 6989d 06h /
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 6993d 03h /
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 6993d 03h /
220 This commit was manufactured by cvs2svn to create tag 'rel_5'. 6996d 04h /
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 6996d 04h /
218 Typo error fixed. (When using Bist) mohor 6996d 06h /
217 Bist supported. mohor 6996d 06h /
216 Bist signals added. mohor 6996d 06h /
215 Bist supported. mohor 6996d 07h /
214 Signals for WISHBONE B3 compliant interface added. mohor 6997d 03h /
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 6997d 03h /
212 Minor $display change. mohor 6997d 03h /
211 Bist added. mohor 6997d 03h /
210 BIST added. mohor 6997d 03h /
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 6998d 06h /
208 Virtual Silicon RAMs moved to lib directory tadej 7014d 00h /
207 Virtual Silicon RAM support fixed tadej 7014d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.