OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 226

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7870d 16h /
225 Some minor changes. tadejm 7870d 16h /
224 Signals for a wave window in Modelsim. tadejm 7870d 17h /
223 Some code changed due to bug fixes. tadejm 7870d 17h /
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7874d 15h /
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7874d 15h /
220 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7877d 16h /
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7877d 16h /
218 Typo error fixed. (When using Bist) mohor 7877d 18h /
217 Bist supported. mohor 7877d 18h /
216 Bist signals added. mohor 7877d 18h /
215 Bist supported. mohor 7877d 19h /
214 Signals for WISHBONE B3 compliant interface added. mohor 7878d 14h /
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7878d 14h /
212 Minor $display change. mohor 7878d 14h /
211 Bist added. mohor 7878d 15h /
210 BIST added. mohor 7878d 15h /
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7879d 18h /
208 Virtual Silicon RAMs moved to lib directory tadej 7895d 12h /
207 Virtual Silicon RAM support fixed tadej 7895d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.