OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 236

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7859d 10h /
235 rev 4. mohor 7860d 01h /
234 Figure list assed to the revision 3. mohor 7860d 09h /
233 Revision 0.3 released. Some figures added. mohor 7860d 09h /
232 fpga define added. mohor 7865d 04h /
231 Description of Core Modules added (figure). mohor 7867d 06h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7871d 02h /
229 case changed to casex. mohor 7871d 02h /
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7871d 06h /
227 Changed BIST scan signals. tadejm 7871d 06h /
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7871d 08h /
225 Some minor changes. tadejm 7871d 08h /
224 Signals for a wave window in Modelsim. tadejm 7871d 09h /
223 Some code changed due to bug fixes. tadejm 7871d 09h /
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7875d 07h /
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7875d 07h /
220 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7878d 08h /
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7878d 08h /
218 Typo error fixed. (When using Bist) mohor 7878d 10h /
217 Bist supported. mohor 7878d 10h /
216 Bist signals added. mohor 7878d 10h /
215 Bist supported. mohor 7878d 11h /
214 Signals for WISHBONE B3 compliant interface added. mohor 7879d 06h /
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7879d 07h /
212 Minor $display change. mohor 7879d 07h /
211 Bist added. mohor 7879d 07h /
210 BIST added. mohor 7879d 07h /
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7880d 10h /
208 Virtual Silicon RAMs moved to lib directory tadej 7896d 04h /
207 Virtual Silicon RAM support fixed tadej 7896d 04h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.