OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 238

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
238 Defines fixed to use generic RAM by default. mohor 7852d 20h /
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7855d 02h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7855d 02h /
235 rev 4. mohor 7855d 16h /
234 Figure list assed to the revision 3. mohor 7856d 00h /
233 Revision 0.3 released. Some figures added. mohor 7856d 01h /
232 fpga define added. mohor 7860d 20h /
231 Description of Core Modules added (figure). mohor 7862d 21h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7866d 18h /
229 case changed to casex. mohor 7866d 18h /
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7866d 21h /
227 Changed BIST scan signals. tadejm 7866d 21h /
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7866d 23h /
225 Some minor changes. tadejm 7866d 23h /
224 Signals for a wave window in Modelsim. tadejm 7867d 00h /
223 Some code changed due to bug fixes. tadejm 7867d 01h /
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7870d 22h /
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7870d 22h /
220 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7873d 23h /
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7873d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.