OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 239

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 8397d 18h /
238 Defines fixed to use generic RAM by default. mohor 8409d 22h /
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 8412d 03h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 8412d 03h /
235 rev 4. mohor 8412d 18h /
234 Figure list assed to the revision 3. mohor 8413d 02h /
233 Revision 0.3 released. Some figures added. mohor 8413d 02h /
232 fpga define added. mohor 8417d 21h /
231 Description of Core Modules added (figure). mohor 8419d 22h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 8423d 19h /
229 case changed to casex. mohor 8423d 19h /
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 8423d 23h /
227 Changed BIST scan signals. tadejm 8423d 23h /
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 8424d 00h /
225 Some minor changes. tadejm 8424d 00h /
224 Signals for a wave window in Modelsim. tadejm 8424d 02h /
223 Some code changed due to bug fixes. tadejm 8424d 02h /
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 8428d 00h /
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 8428d 00h /
220 This commit was manufactured by cvs2svn to create tag 'rel_5'. 8431d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.