OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 249

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
249 This commit was manufactured by cvs2svn to create tag 'rel_11'. 6522d 08h /
248 wb_rst_i is used for MIIM reset. mohor 6522d 08h /
247 This commit was manufactured by cvs2svn to create tag 'rel_10'. 6525d 11h /
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6525d 11h /
245 Rev 1.7. mohor 6526d 05h /
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6526d 07h /
243 Late collision is not reported any more. tadejm 6526d 12h /
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6527d 03h /
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6527d 03h /
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6527d 03h /
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 6527d 03h /
238 Defines fixed to use generic RAM by default. mohor 6539d 07h /
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 6541d 13h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6541d 13h /
235 rev 4. mohor 6542d 03h /
234 Figure list assed to the revision 3. mohor 6542d 11h /
233 Revision 0.3 released. Some figures added. mohor 6542d 12h /
232 fpga define added. mohor 6547d 07h /
231 Description of Core Modules added (figure). mohor 6549d 08h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 6553d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.