OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 271

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 6401d 13h /
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 6401d 13h /
249 This commit was manufactured by cvs2svn to create tag 'rel_11'. 6402d 13h /
248 wb_rst_i is used for MIIM reset. mohor 6402d 13h /
247 This commit was manufactured by cvs2svn to create tag 'rel_10'. 6405d 16h /
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6405d 16h /
245 Rev 1.7. mohor 6406d 09h /
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6406d 12h /
243 Late collision is not reported any more. tadejm 6406d 17h /
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6407d 08h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.