OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 272

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
252 Just some updates. tadejm 6446d 10h /
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 6446d 10h /
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 6446d 10h /
249 This commit was manufactured by cvs2svn to create tag 'rel_11'. 6447d 10h /
248 wb_rst_i is used for MIIM reset. mohor 6447d 10h /
247 This commit was manufactured by cvs2svn to create tag 'rel_10'. 6450d 13h /
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6450d 13h /
245 Rev 1.7. mohor 6451d 07h /
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6451d 09h /
243 Late collision is not reported any more. tadejm 6451d 14h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.