URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 30

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
30	BD section updated.	mohor	8186d 05h	/
29	Generic memory model is used. Defines are changed for the same reason.	mohor	8206d 04h	/
28	New release. Name changed to lower case.	mohor	8208d 19h	/
27	File names changed to lower case.	mohor	8208d 19h	/
26	First release of product brief.	mohor	8208d 20h	/
25	First release of product brief.	mohor	8208d 20h	/
24	Log file added.	mohor	8231d 07h	/
23	Number of addresses (wb_adr_i) minimized.	mohor	8231d 07h	/
22	eth_timescale.v changed to timescale.v This is done because of the simulation of the few cores in a one joined project.	mohor	8231d 10h	/
21	Status signals changed, Adress decoding changed, interrupt controller added.	mohor	8232d 06h	/
20	Defines changed (All precede with ETH_). Small changes because some tools generate warnings when two operands are together. Synchronization between two clocks domains in eth_wishbonedma.v is changed (due to ASIC demands).	mohor	8256d 03h	/
19	Defines changed (All precede with ETH_). Small changes because some tools generate warnings when two operands are together. Synchronization between two clocks domains in eth_wishbonedma.v is changed (due to ASIC demands).	mohor	8256d 03h	/
18	Few little NCSIM warnings fixed.	mohor	8269d 04h	/
17	Signal names changed on the top level for easier pad insertion (ASIC).	mohor	8296d 04h	/
16	"else" was missing within the always block in file eth_wishbonedma.v.	mohor	8303d 10h	/
15	A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex). Include files fixed to contain no path. File names and module names changed ta have a eth_ prologue in the name. File eth_timescale.v is used to define timescale All pin names on the top module are changed to contain _I, _O or _OE at the end. Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O and Mdo_OE. The bidirectional signal must be created on the top level. This is done due to the ASIC tools.	mohor	8305d 04h	/
14	Unconnected signals are now connected.	mohor	8309d 09h	/
13	New directory structure. Files upodated and put together.	mohor	8311d 18h	/
12	Directory structure changed. Files checked and joind together.	mohor	8311d 21h	/
11	Directory structure changed. Files checked and joind together.	mohor	8311d 21h	/
10	Directory structure changed. Files checked and joind together.	mohor	8311d 21h	/
9	Documentation updated to be synchronized to the verilog files.	mohor	8339d 05h	/
8	Version 1.3. Status registers added. DMA channels 2 and 3 are not used any more. Things that are implementation specific were deleted out of the document.	mohor	8366d 10h	/
7	Version 1.3. Status registers added. DMA channels 2 and 3 are not used any more. Things that are implementation specific were deleted out of the document.	mohor	8366d 10h	/
6	no message	mohor	8366d 10h	/
5	This is a Microsoft version of the spec in the pdf format.	mohor	8370d 20h	/
4	deleted	mohor	8370d 20h	/
3	This commit was manufactured by cvs2svn to create tag 'arelease'.		8442d 20h	/
2	no message	mohor	8442d 20h	/
1	Standard project directories initialized by cvs2svn.		8442d 20h	/

Browse

Tools

Subversion Repositories ethmac

[/] - Rev 30

Filtering Options