OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 365

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
365 Whitespace cleanup olof 4651d 10h /
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 4652d 07h /
363 quartus project files unneback 4652d 16h /
362 added Makefiles to build project unneback 4652d 16h /
361 created branch unneback unneback 4652d 16h /
360 Added partial implementation of the debug register from ORPSoC olof 4653d 15h /
359 Verilator linting fixes olof 4655d 17h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4657d 07h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4657d 07h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4657d 09h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 4657d 10h /
354 Whitespace cleanup olof 4657d 10h /
353 Inherit fixes for bit width of constants from ORPSoC olof 4659d 12h /
352 Removed delayed assignments from rtl code olof 4663d 17h /
351 Turn defines into parameters in eth_cop olof 4672d 07h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4672d 08h /
349 Make all parameters configurable from top level olof 4673d 08h /
348 Added option to dump VCD files olof 4674d 07h /
347 Added information about running with Icarus Verilog olof 4674d 08h /
346 Updated project location olof 4674d 10h /
345 Temporarily disable failing tests olof 4674d 12h /
344 bit 9 in phy control register is self clearing olof 4680d 14h /
343 Address miss should not be asserted on short frames olof 4684d 10h /
342 Added cast to avoid inequality when comparing different data types olof 4684d 10h /
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4684d 10h /
340 Don't fail if log dir already exists olof 4685d 08h /
339 Added basic support for Icarus Verilog olof 4686d 07h /
338 root 5478d 13h /
337 root 5534d 14h /
336 Added old uploaded documents to new repository. root 5535d 18h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.