OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 50

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8106d 20h /
49 HASH0 and HASH1 register read/write added. mohor 8108d 19h /
48 RxOverRun added to statuses. mohor 8108d 22h /
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8108d 22h /
46 HASH0 and HASH1 registers added. mohor 8108d 22h /
45 Ethernet Datasheet added. mohor 8109d 04h /
44 Ethernet Datasheet added to cvs. mohor 8109d 04h /
43 Tx status is written back to the BD. mohor 8110d 06h /
42 Rx status is written back to the BD. mohor 8112d 23h /
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8115d 01h /
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8115d 23h /
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8120d 02h /
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8129d 04h /
37 Link in the header changed. mohor 8129d 05h /
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8175d 03h /
35 RX_BD_NUM changed to TX_BD_NUM. Few typos corrected. mohor 8178d 00h /
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8178d 00h /
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8178d 04h /
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8178d 05h /
31 RX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8178d 05h /
30 BD section updated. mohor 8180d 02h /
29 Generic memory model is used. Defines are changed for the same reason. mohor 8200d 01h /
28 New release. Name changed to lower case. mohor 8202d 16h /
27 File names changed to lower case. mohor 8202d 16h /
26 First release of product brief. mohor 8202d 17h /
25 First release of product brief. mohor 8202d 17h /
24 Log file added. mohor 8225d 04h /
23 Number of addresses (wb_adr_i) minimized. mohor 8225d 04h /
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8225d 06h /
21 Status signals changed, Adress decoding changed, interrupt controller
added.		 mohor 8226d 03h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.