OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 55

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Changed that were lost with last update put back to the file. mohor 8112d 22h /
54 Addition of new module eth_addrcheck.v billditt 8113d 12h /
53 Addition of new module eth_addrcheck.v billditt 8113d 12h /
52 Modified for Address Checking,
addition of eth_addrcheck.v
billditt 8113d 13h /
51 Added separate tests for Multicast, Unicast, Broadcast billditt 8113d 13h /
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8113d 14h /
49 HASH0 and HASH1 register read/write added. mohor 8115d 13h /
48 RxOverRun added to statuses. mohor 8115d 16h /
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 8115d 16h /
46 HASH0 and HASH1 registers added. mohor 8115d 16h /
45 Ethernet Datasheet added. mohor 8115d 22h /
44 Ethernet Datasheet added to cvs. mohor 8115d 22h /
43 Tx status is written back to the BD. mohor 8117d 00h /
42 Rx status is written back to the BD. mohor 8119d 17h /
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8121d 19h /
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.
mohor 8122d 16h /
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.
mohor 8126d 20h /
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8135d 22h /
37 Link in the header changed. mohor 8135d 23h /
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8181d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.