OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 96

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 8074d 03h /
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8074d 06h /
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8074d 06h /
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8079d 04h /
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8080d 07h /
91 Comments in Slovene language removed. mohor 8080d 07h /
90 casex changed with case, fifo reset changed. mohor 8080d 07h /
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.
mohor 8084d 05h /
88 rx_fifo was not always cleared ok. Fixed. mohor 8090d 03h /
87 Status was not latched correctly sometimes. Fixed. mohor 8090d 06h /
86 Big Endian problem when sending frames fixed. mohor 8091d 13h /
85 Log info was missing. mohor 8096d 22h /
84 LinkFail signal was not latching appropriate bit. mohor 8096d 22h /
83 MAC address recognition was not correct (bytes swaped). mohor 8096d 22h /
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8097d 00h /
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8097d 01h /
80 Small fixes for external/internal DMA missmatches. mohor 8101d 02h /
79 RetryCntLatched was unused and removed from design mohor 8101d 03h /
78 WB_SEL_I was unused and removed from design mohor 8101d 03h /
77 Interrupts changed mohor 8101d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.