OpenCores
URL https://opencores.org/ocsvn/ethmac10g/ethmac10g/trunk

Subversion Repositories ethmac10g

[/] [ethmac10g/] [trunk/] - Rev 72

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 New directory structure. root 5531d 22h /ethmac10g/trunk/
71 Replay xilinx fifo with private fifo fisher5090 5865d 18h /trunk/
70 no message fisher5090 6529d 12h /trunk/
69 no message fisher5090 6529d 12h /trunk/
68 datasheet of management module fisher5090 6529d 23h /trunk/
67 modify mgmt_miim_rdy timing sequence fisher5090 6530d 07h /trunk/
66 comments added fisher5090 6530d 10h /trunk/
65 bad coding style, but works, will be modified later fisher5090 6530d 14h /trunk/
64 no message fisher5090 6533d 00h /trunk/
63 remove pad function added, using xilinx vp20 -6 as target FPGA, passes post place and route simulation fisher5090 6533d 00h /trunk/
62 no message fisher5090 6533d 07h /trunk/
61 no message fisher5090 6533d 08h /trunk/
60 change rxd_in, rxc_in and rxclk_in signals'name to xgmii_rxd, xgmii_rxc and xgmii_rxclk fisher5090 6533d 09h /trunk/
59 first version fisher5090 6533d 09h /trunk/
58 configuration vector select inband fcs or not fisher5090 6533d 15h /trunk/
57 both inband fcs and no inband fcs are OK fisher5090 6533d 15h /trunk/
56 no message fisher5090 6534d 07h /trunk/
55 testbench for normal frame and error frame fisher5090 6534d 07h /trunk/
54 removed fisher5090 6534d 07h /trunk/
53 testbench for normal and error frame fisher5090 6534d 11h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.