OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [verilog2/] - Rev 90

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
90 - sin / cosine robfinch 959d 00h /ft816float/trunk/rtl/verilog2/
89 - fix compare in DFPTrunc96 robfinch 1114d 12h /ft816float/trunk/rtl/verilog2/
88 - DPFTrunc() function robfinch 1114d 15h /ft816float/trunk/rtl/verilog2/
86 - improve divider *10 robfinch 1129d 18h /ft816float/trunk/rtl/verilog2/
85 - improve divider *10 robfinch 1129d 18h /ft816float/trunk/rtl/verilog2/
84 - improve DPD divider robfinch 1129d 21h /ft816float/trunk/rtl/verilog2/
83 - sign of zero is positive robfinch 1129d 23h /ft816float/trunk/rtl/verilog2/
82 - improved divider robfinch 1129d 23h /ft816float/trunk/rtl/verilog2/
81 - timing delay on divide
- change adder in multiply
robfinch 1130d 09h /ft816float/trunk/rtl/verilog2/
80 - improve decimal float divide robfinch 1130d 15h /ft816float/trunk/rtl/verilog2/
79 - fix sticky infinity robfinch 1131d 22h /ft816float/trunk/rtl/verilog2/
78 - BCD subtraction
- scaleb function
robfinch 1132d 10h /ft816float/trunk/rtl/verilog2/
76 - adjust 9 to 7 robfinch 1134d 10h /ft816float/trunk/rtl/verilog2/
75 - add triple precision decimal float robfinch 1134d 15h /ft816float/trunk/rtl/verilog2/
74 - added single precision combo logic only version of FMA robfinch 1242d 09h /ft816float/trunk/rtl/verilog2/
73 - fix Karatsuba carry chain bug robfinch 1413d 09h /ft816float/trunk/rtl/verilog2/
72 - fix: mult32x32 prod high order bits robfinch 1413d 12h /ft816float/trunk/rtl/verilog2/
71 - added decimal float reciprocal estimate robfinch 1421d 08h /ft816float/trunk/rtl/verilog2/
70 - fix carry out for BCD add / sub robfinch 1421d 15h /ft816float/trunk/rtl/verilog2/
68 - added decimal float compare robfinch 1425d 13h /ft816float/trunk/rtl/verilog2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.