OpenCores
URL https://opencores.org/ocsvn/gpio/gpio/trunk

Subversion Repositories gpio

[/] [gpio/] [trunk/] [rtl/] - Rev 66

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 New directory structure. root 5533d 14h /gpio/trunk/rtl
62 Reorganize core, add synchronization flops. simont 7231d 03h /trunk/rtl
60 Bugfixes when GPIO_RGPIO_ECLK/GPIO_RGPIO_NEC disabled, gpio oe name change and set to active-high according to spec andreje 7303d 04h /trunk/rtl
56 added ECLK and NEC registers, all tests passed. gorand 7442d 23h /trunk/rtl
52 ifndef directive is not supported by all tools. simons 7458d 19h /trunk/rtl
36 bug fixed. all tests passed. gorand 7479d 13h /trunk/rtl
34 added support for 8-bit access to registers. gorand 7483d 22h /trunk/rtl
31 Bug fix. Interrupts were also asserted when condition was not met. lampret 7836d 13h /trunk/rtl
29 Added ifdef to remove mux from clk_pad_i if mux is not allowed. This also removes RGPIO_CTRL[NEC]. lampret 7843d 14h /trunk/rtl
27 negedge flops are enabled by default. lampret 8032d 18h /trunk/rtl
26 Removed zero padding as per Avi Shamli suggestion. lampret 8086d 15h /trunk/rtl
25 Ports changed per Ran Aviram suggestions. lampret 8086d 15h /trunk/rtl
24 Interrupt is asserted only when an input changes (code patch by Jacob Gorban) lampret 8091d 08h /trunk/rtl
23 Changed registered WISHBONE outputs wb_ack_o/wb_err_o to follow WB specification. lampret 8144d 17h /trunk/rtl
22 Fixed two typos. lampret 8164d 19h /trunk/rtl
21 Added RGPIO_INTS. lampret 8164d 19h /trunk/rtl
20 Fixing style. lampret 8177d 15h /trunk/rtl
19 Fixed bug when wb_inta_o is registered (GPIO_WB_REGISTERED_OUTPUTS) lampret 8178d 05h /trunk/rtl
17 Added GPIO_REGISTERED_WB_OUTPUTS, GPIO_REGISTERED_IO_OUTPUTS and GPIO_NO_NEGEDGE_FLOPS. lampret 8205d 10h /trunk/rtl
15 Fixed wb_err_o. lampret 8220d 10h /trunk/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.