OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [tags/] [v1p1/] - Rev 40

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 Release version 1.1 edn_walter 4418d 10h /ha1588/tags/v1p1/
39 1. Added memory map and feature description.
2. Separated TX RX TSU register addresses.		 edn_walter 4418d 10h /ha1588/trunk/
38 1. Redefined the memory map. See changes in reg.v and ptp_drv_bfm.c.
2. Added adj_done signal for CPU polling.
3. Making time_acc_modulo a constant = 256,000,000,000. No need to change it from software side.		 edn_walter 4419d 07h /ha1588/trunk/
37 Timestamp format in the queue = null_16bit + timeStamp1s_48bit + timeStamp1ns_32bit + msgId_4bit + ckSum_12bit + seqId_16bit edn_walter 4419d 11h /ha1588/trunk/
36 TSU testbench is now self-checking. Test result is reported at end of simulation. edn_walter 4420d 06h /ha1588/trunk/
35 Added support for stacked MPLS UDP/IPv4/IPv6 PTP packets. edn_walter 4421d 05h /ha1588/trunk/
34 Added LGPL file header to all copyrighted files. edn_walter 4421d 07h /ha1588/trunk/
33 Redefined memory map. RTC and TSU now have separate address spans, can be easily divided into to independent modules. edn_walter 4421d 09h /ha1588/trunk/
32 Added PTP standard time format output to the top module. Can be connected to external modules. edn_walter 4421d 11h /ha1588/trunk/
31 Added hand-shaking for the TSU data reading. edn_walter 4422d 05h /ha1588/trunk/
30 Timestamp format in the queue = msgId_4bit + seqId_16bit + null_8bit + timeStamp1s_4bit + null_2bit + timeStamp1ns_30bit edn_walter 4422d 05h /ha1588/trunk/
29 Added multicycle timing constraint to ptp_parser.v, which works at data rate of (32bit * 4 gmii_clk cycle). Fmax can exceed 250MHz. edn_walter 4422d 05h /ha1588/trunk/
27 Added more bits to the TSU queue information, of which timestamp value is enlarged from 4s to 64s. edn_walter 4422d 11h /ha1588/trunk/
26 Updated test case. edn_walter 4424d 06h /ha1588/trunk/
25 Updated SOPC Builder component and example system. edn_walter 4425d 05h /ha1588/trunk/
24 Added test cases for top-level testbench to cover both RTC and TSU. edn_walter 4425d 06h /ha1588/trunk/
23 Added CDC hand-shaking for RTC time reading operation. edn_walter 4426d 00h /ha1588/trunk/
22 RTC reset will clear ACC counter, but not clear ACC counter incremental. edn_walter 4426d 04h /ha1588/trunk/
21 Added structure for top-level simulation. Systemverilog DPI will be used to emulate the SW operation of PTP application. edn_walter 4427d 01h /ha1588/trunk/
20 Added SOPC Builder Component and Instantiation Example. Follow rtl/sopc/ReadMe.txt to add IP Search Path to SOPC Builder. edn_walter 4431d 05h /ha1588/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.