URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 23

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
23	* empty log message *	rherveille	8001d 10h	/
22	Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.	rherveille	8011d 15h	/
21	no message	rherveille	8097d 16h	/
20	Added Appendix A	rherveille	8097d 16h	/
19	Fixed some race conditions in the i2c-slave model. Added debug information. Added headers.	rherveille	8101d 12h	/
18	no message	rherveille	8128d 08h	/
17	C-include file. Initial release	rherveille	8216d 12h	/
16	Changed PRER reset value from 0x0000 to 0xffff, conform specs.	rherveille	8228d 12h	/
15	Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version. Code updated, is now up-to-date to doc. rev.0.4. Added headers.	rherveille	8233d 10h	/
14	Fixed wb_ack_o generation bug. Fixed bug in the byte_controller statemachine. Added headers.	rherveille	8233d 11h	/
13	Fixed some synthesis warnings.	rherveille	8244d 15h	/
12	no message	rherveille	8250d 06h	/
11	Changed RST_LVL define to parameter.	rherveille	8253d 14h	/
10	Created new directory structure. Added Verilog version.	rherveille	8275d 10h	/
9	Created directory structure (documentation, vhdl, verilog)	rherveille	8345d 05h	/
8	Created directory structure (documentation, vhdl, verilog)	rherveille	8345d 05h	/
7	added some remarks, fixed some sensitivity lists	rherveille	8414d 08h	/
6	fixed typo txt -> txr	rherveille	8418d 12h	/
5	fixed an incomplete sensitivity list on assign_dato process	rherveille	8425d 10h	/
4	WISHBONE I2C Master Core: initial release	rherveille	8477d 13h	/
3	This commit was manufactured by cvs2svn to create tag 'first'.		8539d 12h	/
2	initial release	rherveille	8539d 12h	/
1	Standard project directories initialized by cvs2svn.		8539d 12h	/

Browse

Tools

Subversion Repositories i2c

[/] - Rev 23

Filtering Options