URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 30

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
30	Small code simplifications	rherveille	7805d 19h	/
29	Core is now a Multimaster I2C controller	rherveille	7805d 20h	/
28	* empty log message *	rherveille	7831d 12h	/
27	Cleaned up code	rherveille	7831d 12h	/
26	* empty log message *	rherveille	7834d 20h	/
25	Added timing tests to i2c_model. Updated testbench.	rherveille	7862d 16h	/
24	Fixed some reported minor start/stop generation timing issuess.	rherveille	7862d 16h	/
23	* empty log message *	rherveille	7989d 22h	/
22	Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.	rherveille	8000d 03h	/
21	no message	rherveille	8086d 04h	/
20	Added Appendix A	rherveille	8086d 04h	/
19	Fixed some race conditions in the i2c-slave model. Added debug information. Added headers.	rherveille	8090d 00h	/
18	no message	rherveille	8116d 20h	/
17	C-include file. Initial release	rherveille	8205d 01h	/
16	Changed PRER reset value from 0x0000 to 0xffff, conform specs.	rherveille	8217d 00h	/
15	Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version. Code updated, is now up-to-date to doc. rev.0.4. Added headers.	rherveille	8221d 23h	/
14	Fixed wb_ack_o generation bug. Fixed bug in the byte_controller statemachine. Added headers.	rherveille	8221d 23h	/
13	Fixed some synthesis warnings.	rherveille	8233d 03h	/
12	no message	rherveille	8238d 18h	/
11	Changed RST_LVL define to parameter.	rherveille	8242d 02h	/
10	Created new directory structure. Added Verilog version.	rherveille	8263d 22h	/
9	Created directory structure (documentation, vhdl, verilog)	rherveille	8333d 17h	/
8	Created directory structure (documentation, vhdl, verilog)	rherveille	8333d 17h	/
7	added some remarks, fixed some sensitivity lists	rherveille	8402d 20h	/
6	fixed typo txt -> txr	rherveille	8407d 00h	/
5	fixed an incomplete sensitivity list on assign_dato process	rherveille	8413d 22h	/
4	WISHBONE I2C Master Core: initial release	rherveille	8466d 01h	/
3	This commit was manufactured by cvs2svn to create tag 'first'.		8528d 00h	/
2	initial release	rherveille	8528d 00h	/
1	Standard project directories initialized by cvs2svn.		8528d 00h	/

Browse

Tools

Subversion Repositories i2c

[/] - Rev 30

Filtering Options