OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 45

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 Added slave address configurability rherveille 7498d 16h /
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7583d 18h /
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7583d 18h /
42 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7593d 16h /
41 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7593d 16h /
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7593d 16h /
39 Forgot an 'end if' :-/ rherveille 7613d 12h /
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.
rherveille 7616d 20h /
37 Fixed a type in example 1
Changed 'RW' to 'W' in command register description.
Changed 'RW' to 'W' in transmit register description.
rherveille 7653d 12h /
36 Fixed cmd_ack generation item (no bug). rherveille 7768d 12h /
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7802d 03h /
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7806d 01h /
33 Fixed a bug in the Command Register declaration. rherveille 7828d 10h /
32 Multi-master capabilities added to the core. Changed documentation accordingly.
Updated some timing diagrams.
rherveille 7838d 10h /
31 Core is now a Multimaster I2C controller. rherveille 7842d 11h /
30 Small code simplifications rherveille 7842d 11h /
29 Core is now a Multimaster I2C controller rherveille 7842d 12h /
28 *** empty log message *** rherveille 7868d 04h /
27 Cleaned up code rherveille 7868d 05h /
26 *** empty log message *** rherveille 7871d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.