OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 47

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7407d 22h /
46 Fixed slave address MSB='1' bug rherveille 7482d 22h /
45 Added slave address configurability rherveille 7482d 22h /
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7568d 01h /
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7568d 01h /
42 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7577d 23h /
41 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7577d 23h /
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7577d 23h /
39 Forgot an 'end if' :-/ rherveille 7597d 19h /
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.		 rherveille 7601d 03h /
37 Fixed a type in example 1
Changed 'RW' to 'W' in command register description.
Changed 'RW' to 'W' in transmit register description.		 rherveille 7637d 18h /
36 Fixed cmd_ack generation item (no bug). rherveille 7752d 19h /
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7786d 09h /
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7790d 07h /
33 Fixed a bug in the Command Register declaration. rherveille 7812d 17h /
32 Multi-master capabilities added to the core. Changed documentation accordingly.
Updated some timing diagrams.		 rherveille 7822d 16h /
31 Core is now a Multimaster I2C controller. rherveille 7826d 17h /
30 Small code simplifications rherveille 7826d 17h /
29 Core is now a Multimaster I2C controller rherveille 7826d 19h /
28 *** empty log message *** rherveille 7852d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.