OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 fixed short scl high pulse after clock stretch rherveille 6420d 00h /
58 fixed (n)ack generation rherveille 6452d 02h /
57 fixed short scl high pulse after clock stretch
fixed slave model not returning correct '(n)ack' signal
rherveille 6452d 02h /
56 Fixed Tsu:sta timing check.
Added Thd:sta timing check.
rherveille 7004d 23h /
55 Fixed register overwrite issue.
Removed full_case pragma, replaced it by a default statement.
rherveille 7006d 02h /
54 Fixed scl, sda delay. rherveille 7006d 02h /
53 Fixed previous fix :) Made a variable vs signal mistake. rherveille 7301d 23h /
52 Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit. rherveille 7302d 00h /
51 Fixed simulation issue when writing to CR register rherveille 7356d 01h /
50 *** empty log message *** rherveille 7370d 19h /
49 Added testbench rherveille 7370d 19h /
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7372d 03h /
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7380d 23h /
46 Fixed slave address MSB='1' bug rherveille 7456d 00h /
45 Added slave address configurability rherveille 7456d 00h /
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7541d 03h /
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7541d 03h /
42 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7551d 00h /
41 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7551d 00h /
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7551d 00h /
39 Forgot an 'end if' :-/ rherveille 7570d 20h /
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.
rherveille 7574d 04h /
37 Fixed a type in example 1
Changed 'RW' to 'W' in command register description.
Changed 'RW' to 'W' in transmit register description.
rherveille 7610d 20h /
36 Fixed cmd_ack generation item (no bug). rherveille 7725d 21h /
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7759d 11h /
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7763d 09h /
33 Fixed a bug in the Command Register declaration. rherveille 7785d 18h /
32 Multi-master capabilities added to the core. Changed documentation accordingly.
Updated some timing diagrams.
rherveille 7795d 18h /
31 Core is now a Multimaster I2C controller. rherveille 7799d 19h /
30 Small code simplifications rherveille 7799d 19h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.