URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 61

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
61	Removed synopsys link; it's not used	rherveille	6230d 13h	/
60	Added missing semicolons ';' on endif	rherveille	6407d 10h	/
59	fixed short scl high pulse after clock stretch	rherveille	6412d 11h	/
58	fixed (n)ack generation	rherveille	6444d 13h	/
57	fixed short scl high pulse after clock stretch fixed slave model not returning correct '(n)ack' signal	rherveille	6444d 13h	/
56	Fixed Tsu:sta timing check. Added Thd:sta timing check.	rherveille	6997d 10h	/
55	Fixed register overwrite issue. Removed full_case pragma, replaced it by a default statement.	rherveille	6998d 12h	/
54	Fixed scl, sda delay.	rherveille	6998d 12h	/
53	Fixed previous fix :) Made a variable vs signal mistake.	rherveille	7294d 10h	/
52	Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.	rherveille	7294d 11h	/
51	Fixed simulation issue when writing to CR register	rherveille	7348d 12h	/
50	* empty log message *	rherveille	7363d 06h	/
49	Added testbench	rherveille	7363d 06h	/
48	Fixed a bug in the arbitration-lost signal generation. VHDL version only.	rherveille	7364d 14h	/
47	Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command.	rherveille	7373d 10h	/
46	Fixed slave address MSB='1' bug	rherveille	7448d 11h	/
45	Added slave address configurability	rherveille	7448d 11h	/
44	This commit was manufactured by cvs2svn to create tag 'rel_1'.		7533d 13h	/
43	Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'.	rherveille	7533d 13h	/
42	This commit was manufactured by cvs2svn to create tag 'asyst_3'.		7543d 11h	/
41	This commit was manufactured by cvs2svn to create tag 'asyst_2'.		7543d 11h	/
40	Fix a blocking vs. non-blocking error in the wb_dat output mux.	rherveille	7543d 11h	/
39	Forgot an 'end if' :-/	rherveille	7563d 07h	/
38	Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line. Fixed a potential bug in the byte controller's host-acknowledge generation.	rherveille	7566d 15h	/
37	Fixed a type in example 1 Changed 'RW' to 'W' in command register description. Changed 'RW' to 'W' in transmit register description.	rherveille	7603d 07h	/
36	Fixed cmd_ack generation item (no bug).	rherveille	7718d 07h	/
35	Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.	rherveille	7751d 22h	/
34	Fixed a few 'arbitration lost' bugs. VHDL version only.	rherveille	7755d 20h	/
33	Fixed a bug in the Command Register declaration.	rherveille	7778d 05h	/
32	Multi-master capabilities added to the core. Changed documentation accordingly. Updated some timing diagrams.	rherveille	7788d 05h	/

Browse

Tools

Subversion Repositories i2c

[/] - Rev 61

Filtering Options