OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 71

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 Fixed simulation issue when writing to CR register rherveille 7354d 19h /
50 *** empty log message *** rherveille 7369d 13h /
49 Added testbench rherveille 7369d 13h /
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7370d 21h /
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7379d 17h /
46 Fixed slave address MSB='1' bug rherveille 7454d 18h /
45 Added slave address configurability rherveille 7454d 18h /
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7539d 21h /
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7539d 21h /
42 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7549d 18h /

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.