URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 72

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
72	Fixed AL generation Added median filter on SDA and SCL inputs	rherveille	5225d 09h	/
71	Fixed double wishbone write in a single access	rherveille	5225d 09h	/
70	Added old uploaded documents to new repository.	root	5533d 12h	/
69	Added old uploaded documents to new repository.	root	5534d 03h	/
68	New directory structure.	root	5534d 03h	/
67	Fixed slave_wait clocked event syntax	rherveille	5567d 05h	/
66	Fixed type iscl_oen instead of scl_oen	rherveille	5582d 05h	/
65	Changed wb_adr_i from unsigned to std_logic_vector	rherveille	5582d 15h	/
64	Added SCL clock synchronization logic Fixed slave_wait signal generation	rherveille	5582d 15h	/
63	Added clock synchronization logic Fixed slave_wait signal	rherveille	5582d 15h	/
62	Fixed synopsys miss spell (synopsis) Fixed cr[0] register width Fixed ! usage instead of ~ Fixed bit controller parameter width to 18bits	rherveille	5583d 05h	/
61	Removed synopsys link; it's not used	rherveille	6237d 16h	/
60	Added missing semicolons ';' on endif	rherveille	6414d 13h	/
59	fixed short scl high pulse after clock stretch	rherveille	6419d 15h	/
58	fixed (n)ack generation	rherveille	6451d 16h	/
57	fixed short scl high pulse after clock stretch fixed slave model not returning correct '(n)ack' signal	rherveille	6451d 16h	/
56	Fixed Tsu:sta timing check. Added Thd:sta timing check.	rherveille	7004d 14h	/
55	Fixed register overwrite issue. Removed full_case pragma, replaced it by a default statement.	rherveille	7005d 16h	/
54	Fixed scl, sda delay.	rherveille	7005d 16h	/
53	Fixed previous fix :) Made a variable vs signal mistake.	rherveille	7301d 13h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories i2c

[/] - Rev 72

Filtering Options