OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [tags/] [asyst_3/] [rtl/] - Rev 16

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8204d 05h /i2c/tags/asyst_3/rtl/
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.
rherveille 8209d 04h /i2c/tags/asyst_3/rtl/
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.
rherveille 8209d 04h /i2c/tags/asyst_3/rtl/
13 Fixed some synthesis warnings. rherveille 8220d 08h /i2c/tags/asyst_3/rtl/
11 Changed RST_LVL define to parameter. rherveille 8229d 07h /i2c/tags/asyst_3/rtl/
10 Created new directory structure.
Added Verilog version.
rherveille 8251d 04h /i2c/tags/asyst_3/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.