OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [tags/] [asyst_3/] [rtl/] [verilog/] - Rev 69

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 New directory structure. root 5526d 07h /i2c/tags/asyst_3/rtl/verilog/
42 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7542d 19h /i2c/tags/asyst_3/rtl/verilog/
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7542d 19h /i2c/tags/asyst_3/rtl/verilog/
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.		 rherveille 7565d 22h /i2c/tags/asyst_3/rtl/verilog/
36 Fixed cmd_ack generation item (no bug). rherveille 7717d 15h /i2c/tags/asyst_3/rtl/verilog/
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7751d 05h /i2c/tags/asyst_3/rtl/verilog/
33 Fixed a bug in the Command Register declaration. rherveille 7777d 13h /i2c/tags/asyst_3/rtl/verilog/
30 Small code simplifications rherveille 7791d 13h /i2c/tags/asyst_3/rtl/verilog/
29 Core is now a Multimaster I2C controller rherveille 7791d 14h /i2c/tags/asyst_3/rtl/verilog/
27 Cleaned up code rherveille 7817d 07h /i2c/tags/asyst_3/rtl/verilog/
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7848d 11h /i2c/tags/asyst_3/rtl/verilog/
22 Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment. rherveille 7985d 22h /i2c/tags/asyst_3/rtl/verilog/
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8202d 19h /i2c/tags/asyst_3/rtl/verilog/
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.		 rherveille 8207d 17h /i2c/tags/asyst_3/rtl/verilog/
13 Fixed some synthesis warnings. rherveille 8218d 21h /i2c/tags/asyst_3/rtl/verilog/
11 Changed RST_LVL define to parameter. rherveille 8227d 20h /i2c/tags/asyst_3/rtl/verilog/
10 Created new directory structure.
Added Verilog version.		 rherveille 8249d 17h /i2c/tags/asyst_3/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.