URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] - Rev 23

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
23	* empty log message *	rherveille	7985d 19h	/i2c/trunk/
22	Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.	rherveille	7996d 00h	/i2c/trunk/
21	no message	rherveille	8082d 01h	/i2c/trunk/
20	Added Appendix A	rherveille	8082d 01h	/i2c/trunk/
19	Fixed some race conditions in the i2c-slave model. Added debug information. Added headers.	rherveille	8085d 21h	/i2c/trunk/
18	no message	rherveille	8112d 17h	/i2c/trunk/
17	C-include file. Initial release	rherveille	8200d 22h	/i2c/trunk/
16	Changed PRER reset value from 0x0000 to 0xffff, conform specs.	rherveille	8212d 21h	/i2c/trunk/
15	Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version. Code updated, is now up-to-date to doc. rev.0.4. Added headers.	rherveille	8217d 20h	/i2c/trunk/
14	Fixed wb_ack_o generation bug. Fixed bug in the byte_controller statemachine. Added headers.	rherveille	8217d 20h	/i2c/trunk/
13	Fixed some synthesis warnings.	rherveille	8229d 00h	/i2c/trunk/
12	no message	rherveille	8234d 15h	/i2c/trunk/
11	Changed RST_LVL define to parameter.	rherveille	8237d 23h	/i2c/trunk/
10	Created new directory structure. Added Verilog version.	rherveille	8259d 19h	/i2c/trunk/
9	Created directory structure (documentation, vhdl, verilog)	rherveille	8329d 14h	/i2c/trunk/
8	Created directory structure (documentation, vhdl, verilog)	rherveille	8329d 14h	/i2c/trunk/
7	added some remarks, fixed some sensitivity lists	rherveille	8398d 17h	/i2c/trunk/
6	fixed typo txt -> txr	rherveille	8402d 21h	/i2c/trunk/
5	fixed an incomplete sensitivity list on assign_dato process	rherveille	8409d 19h	/i2c/trunk/
4	WISHBONE I2C Master Core: initial release	rherveille	8461d 22h	/i2c/trunk/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories i2c

[/] [i2c/] [trunk/] - Rev 23

Filtering Options