OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] - Rev 36

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8210d 21h /i2c/trunk/
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.
rherveille 8215d 20h /i2c/trunk/
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.
rherveille 8215d 20h /i2c/trunk/
13 Fixed some synthesis warnings. rherveille 8227d 00h /i2c/trunk/
12 no message rherveille 8232d 16h /i2c/trunk/
11 Changed RST_LVL define to parameter. rherveille 8235d 23h /i2c/trunk/
10 Created new directory structure.
Added Verilog version.
rherveille 8257d 20h /i2c/trunk/
9 Created directory structure (documentation, vhdl, verilog) rherveille 8327d 15h /i2c/trunk/
8 Created directory structure (documentation, vhdl, verilog) rherveille 8327d 15h /i2c/trunk/
7 added some remarks, fixed some sensitivity lists rherveille 8396d 18h /i2c/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.