OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] - Rev 47

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7382d 11h /i2c/trunk/
46 Fixed slave address MSB='1' bug rherveille 7457d 12h /i2c/trunk/
45 Added slave address configurability rherveille 7457d 12h /i2c/trunk/
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7542d 14h /i2c/trunk/
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7552d 12h /i2c/trunk/
39 Forgot an 'end if' :-/ rherveille 7572d 08h /i2c/trunk/
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.		 rherveille 7575d 16h /i2c/trunk/
37 Fixed a type in example 1
Changed 'RW' to 'W' in command register description.
Changed 'RW' to 'W' in transmit register description.		 rherveille 7612d 07h /i2c/trunk/
36 Fixed cmd_ack generation item (no bug). rherveille 7727d 08h /i2c/trunk/
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7760d 23h /i2c/trunk/
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7764d 21h /i2c/trunk/
33 Fixed a bug in the Command Register declaration. rherveille 7787d 06h /i2c/trunk/
32 Multi-master capabilities added to the core. Changed documentation accordingly.
Updated some timing diagrams.		 rherveille 7797d 06h /i2c/trunk/
31 Core is now a Multimaster I2C controller. rherveille 7801d 07h /i2c/trunk/
30 Small code simplifications rherveille 7801d 07h /i2c/trunk/
29 Core is now a Multimaster I2C controller rherveille 7801d 08h /i2c/trunk/
28 *** empty log message *** rherveille 7827d 00h /i2c/trunk/
27 Cleaned up code rherveille 7827d 00h /i2c/trunk/
26 *** empty log message *** rherveille 7830d 08h /i2c/trunk/
25 Added timing tests to i2c_model.
Updated testbench.		 rherveille 7858d 05h /i2c/trunk/
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7858d 05h /i2c/trunk/
23 *** empty log message *** rherveille 7985d 10h /i2c/trunk/
22 Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment. rherveille 7995d 15h /i2c/trunk/
21 no message rherveille 8081d 16h /i2c/trunk/
20 Added Appendix A rherveille 8081d 16h /i2c/trunk/
19 Fixed some race conditions in the i2c-slave model.
Added debug information.
Added headers.		 rherveille 8085d 12h /i2c/trunk/
18 no message rherveille 8112d 08h /i2c/trunk/
17 C-include file.
Initial release		 rherveille 8200d 13h /i2c/trunk/
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8212d 12h /i2c/trunk/
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.		 rherveille 8217d 11h /i2c/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.