OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] [rtl/] [verilog/] - Rev 52

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit. rherveille 7300d 20h /i2c/trunk/rtl/verilog/
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7379d 20h /i2c/trunk/rtl/verilog/
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7549d 21h /i2c/trunk/rtl/verilog/
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.		 rherveille 7573d 00h /i2c/trunk/rtl/verilog/
36 Fixed cmd_ack generation item (no bug). rherveille 7724d 17h /i2c/trunk/rtl/verilog/
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7758d 07h /i2c/trunk/rtl/verilog/
33 Fixed a bug in the Command Register declaration. rherveille 7784d 15h /i2c/trunk/rtl/verilog/
30 Small code simplifications rherveille 7798d 15h /i2c/trunk/rtl/verilog/
29 Core is now a Multimaster I2C controller rherveille 7798d 16h /i2c/trunk/rtl/verilog/
27 Cleaned up code rherveille 7824d 09h /i2c/trunk/rtl/verilog/
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7855d 13h /i2c/trunk/rtl/verilog/
22 Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment. rherveille 7993d 00h /i2c/trunk/rtl/verilog/
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8209d 21h /i2c/trunk/rtl/verilog/
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.		 rherveille 8214d 19h /i2c/trunk/rtl/verilog/
13 Fixed some synthesis warnings. rherveille 8225d 23h /i2c/trunk/rtl/verilog/
11 Changed RST_LVL define to parameter. rherveille 8234d 22h /i2c/trunk/rtl/verilog/
10 Created new directory structure.
Added Verilog version.		 rherveille 8256d 19h /i2c/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.