OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] [rtl/] [vhdl/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 fixed short scl high pulse after clock stretch rherveille 6409d 00h /i2c/trunk/rtl/vhdl/
53 Fixed previous fix :) Made a variable vs signal mistake. rherveille 7290d 23h /i2c/trunk/rtl/vhdl/
52 Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit. rherveille 7290d 23h /i2c/trunk/rtl/vhdl/
51 Fixed simulation issue when writing to CR register rherveille 7345d 00h /i2c/trunk/rtl/vhdl/
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7361d 03h /i2c/trunk/rtl/vhdl/
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7369d 23h /i2c/trunk/rtl/vhdl/
39 Forgot an 'end if' :-/ rherveille 7559d 20h /i2c/trunk/rtl/vhdl/
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.
rherveille 7563d 03h /i2c/trunk/rtl/vhdl/
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7748d 10h /i2c/trunk/rtl/vhdl/
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7752d 08h /i2c/trunk/rtl/vhdl/
31 Core is now a Multimaster I2C controller. rherveille 7788d 18h /i2c/trunk/rtl/vhdl/
28 *** empty log message *** rherveille 7814d 12h /i2c/trunk/rtl/vhdl/
27 Cleaned up code rherveille 7814d 12h /i2c/trunk/rtl/vhdl/
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7845d 16h /i2c/trunk/rtl/vhdl/
22 Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment. rherveille 7983d 03h /i2c/trunk/rtl/vhdl/
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8200d 00h /i2c/trunk/rtl/vhdl/
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.
rherveille 8204d 22h /i2c/trunk/rtl/vhdl/
10 Created new directory structure.
Added Verilog version.
rherveille 8246d 22h /i2c/trunk/rtl/vhdl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.