URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] [rtl/] [vhdl/] - Rev 73

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
72	Fixed AL generation Added median filter on SDA and SCL inputs	rherveille	5243d 19h	/i2c/trunk/rtl/vhdl/
71	Fixed double wishbone write in a single access	rherveille	5243d 19h	/i2c/trunk/rtl/vhdl/
68	New directory structure.	root	5552d 13h	/i2c/trunk/rtl/vhdl/
67	Fixed slave_wait clocked event syntax	rherveille	5585d 15h	/i2c/trunk/rtl/vhdl/
66	Fixed type iscl_oen instead of scl_oen	rherveille	5600d 15h	/i2c/trunk/rtl/vhdl/
65	Changed wb_adr_i from unsigned to std_logic_vector	rherveille	5601d 01h	/i2c/trunk/rtl/vhdl/
64	Added SCL clock synchronization logic Fixed slave_wait signal generation	rherveille	5601d 01h	/i2c/trunk/rtl/vhdl/
60	Added missing semicolons ';' on endif	rherveille	6432d 23h	/i2c/trunk/rtl/vhdl/
59	fixed short scl high pulse after clock stretch	rherveille	6438d 01h	/i2c/trunk/rtl/vhdl/
53	Fixed previous fix :) Made a variable vs signal mistake.	rherveille	7320d 00h	/i2c/trunk/rtl/vhdl/
52	Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.	rherveille	7320d 00h	/i2c/trunk/rtl/vhdl/
51	Fixed simulation issue when writing to CR register	rherveille	7374d 01h	/i2c/trunk/rtl/vhdl/
48	Fixed a bug in the arbitration-lost signal generation. VHDL version only.	rherveille	7390d 04h	/i2c/trunk/rtl/vhdl/
47	Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command.	rherveille	7399d 00h	/i2c/trunk/rtl/vhdl/
39	Forgot an 'end if' :-/	rherveille	7588d 21h	/i2c/trunk/rtl/vhdl/
38	Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line. Fixed a potential bug in the byte controller's host-acknowledge generation.	rherveille	7592d 04h	/i2c/trunk/rtl/vhdl/
35	Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.	rherveille	7777d 11h	/i2c/trunk/rtl/vhdl/
34	Fixed a few 'arbitration lost' bugs. VHDL version only.	rherveille	7781d 09h	/i2c/trunk/rtl/vhdl/
31	Core is now a Multimaster I2C controller.	rherveille	7817d 19h	/i2c/trunk/rtl/vhdl/
28	* empty log message *	rherveille	7843d 13h	/i2c/trunk/rtl/vhdl/
27	Cleaned up code	rherveille	7843d 13h	/i2c/trunk/rtl/vhdl/
24	Fixed some reported minor start/stop generation timing issuess.	rherveille	7874d 17h	/i2c/trunk/rtl/vhdl/
22	Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.	rherveille	8012d 04h	/i2c/trunk/rtl/vhdl/
16	Changed PRER reset value from 0x0000 to 0xffff, conform specs.	rherveille	8229d 01h	/i2c/trunk/rtl/vhdl/
15	Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version. Code updated, is now up-to-date to doc. rev.0.4. Added headers.	rherveille	8233d 23h	/i2c/trunk/rtl/vhdl/
10	Created new directory structure. Added Verilog version.	rherveille	8275d 23h	/i2c/trunk/rtl/vhdl/

Browse

Tools

Subversion Repositories i2c

[/] [i2c/] [trunk/] [rtl/] [vhdl/] - Rev 73

Filtering Options