OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] [rtl/] [vhdl] - Rev 60

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 Added missing semicolons ';' on endif rherveille 6436d 09h /i2c/trunk/rtl/vhdl
59 fixed short scl high pulse after clock stretch rherveille 6441d 10h /i2c/trunk/rtl/vhdl
53 Fixed previous fix :) Made a variable vs signal mistake. rherveille 7323d 09h /i2c/trunk/rtl/vhdl
52 Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit. rherveille 7323d 10h /i2c/trunk/rtl/vhdl
51 Fixed simulation issue when writing to CR register rherveille 7377d 10h /i2c/trunk/rtl/vhdl
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7393d 13h /i2c/trunk/rtl/vhdl
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7402d 09h /i2c/trunk/rtl/vhdl
39 Forgot an 'end if' :-/ rherveille 7592d 06h /i2c/trunk/rtl/vhdl
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.		 rherveille 7595d 14h /i2c/trunk/rtl/vhdl
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7780d 21h /i2c/trunk/rtl/vhdl
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7784d 19h /i2c/trunk/rtl/vhdl
31 Core is now a Multimaster I2C controller. rherveille 7821d 05h /i2c/trunk/rtl/vhdl
28 *** empty log message *** rherveille 7846d 22h /i2c/trunk/rtl/vhdl
27 Cleaned up code rherveille 7846d 22h /i2c/trunk/rtl/vhdl
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7878d 03h /i2c/trunk/rtl/vhdl
22 Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment. rherveille 8015d 13h /i2c/trunk/rtl/vhdl
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 8232d 10h /i2c/trunk/rtl/vhdl
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.		 rherveille 8237d 09h /i2c/trunk/rtl/vhdl
10 Created new directory structure.
Added Verilog version.		 rherveille 8279d 08h /i2c/trunk/rtl/vhdl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.